VerilogParserVisitor

trait VerilogParserVisitor[T] extends ParseTreeVisitor[T]

This interface defines a complete generic visitor for a parse tree produced by VerilogParser.

Linear Supertypes

ParseTreeVisitor[T], AnyRef, Any

Known Subclasses

VerilogParserBaseVisitor

Ordering

Alphabetic
By Inheritance

Inherited

VerilogParserVisitor
ParseTreeVisitor
AnyRef
Any

Hide All
Show All

Visibility

Public
Protected

Abstract Value Members

abstract def visit(arg0: ParseTree): T
Definition Classes
ParseTreeVisitor
abstract def visitAlways_construct(ctx: Always_constructContext): T
Visit a parse tree produced by VerilogParser#always_construct.
Visit a parse tree produced by VerilogParser#always_construct.
ctx
the parse tree
returns
the visitor result
abstract def visitArrayed_identifier(ctx: Arrayed_identifierContext): T
Visit a parse tree produced by VerilogParser#arrayed_identifier.
Visit a parse tree produced by VerilogParser#arrayed_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitAttr_name(ctx: Attr_nameContext): T
Visit a parse tree produced by VerilogParser#attr_name.
Visit a parse tree produced by VerilogParser#attr_name.
ctx
the parse tree
returns
the visitor result
abstract def visitAttr_spec(ctx: Attr_specContext): T
Visit a parse tree produced by VerilogParser#attr_spec.
Visit a parse tree produced by VerilogParser#attr_spec.
ctx
the parse tree
returns
the visitor result
abstract def visitAttribute_instance(ctx: Attribute_instanceContext): T
Visit a parse tree produced by VerilogParser#attribute_instance.
Visit a parse tree produced by VerilogParser#attribute_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitBase_expression(ctx: Base_expressionContext): T
Visit a parse tree produced by VerilogParser#base_expression.
Visit a parse tree produced by VerilogParser#base_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitBinary_module_path_operator(ctx: Binary_module_path_operatorContext): T
Visit a parse tree produced by VerilogParser#binary_module_path_operator.
Visit a parse tree produced by VerilogParser#binary_module_path_operator.
ctx
the parse tree
returns
the visitor result
abstract def visitBinary_operator(ctx: Binary_operatorContext): T
Visit a parse tree produced by VerilogParser#binary_operator.
Visit a parse tree produced by VerilogParser#binary_operator.
ctx
the parse tree
returns
the visitor result
abstract def visitBinary_operator_or(ctx: Binary_operator_orContext): T
Visit a parse tree produced by VerilogParser#binary_operator_or.
Visit a parse tree produced by VerilogParser#binary_operator_or.
ctx
the parse tree
returns
the visitor result
abstract def visitBlock_identifier(ctx: Block_identifierContext): T
Visit a parse tree produced by VerilogParser#block_identifier.
Visit a parse tree produced by VerilogParser#block_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitBlock_item_declaration(ctx: Block_item_declarationContext): T
Visit a parse tree produced by VerilogParser#block_item_declaration.
Visit a parse tree produced by VerilogParser#block_item_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitBlock_reg_declaration(ctx: Block_reg_declarationContext): T
Visit a parse tree produced by VerilogParser#block_reg_declaration.
Visit a parse tree produced by VerilogParser#block_reg_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitBlock_variable_type(ctx: Block_variable_typeContext): T
Visit a parse tree produced by VerilogParser#block_variable_type.
Visit a parse tree produced by VerilogParser#block_variable_type.
ctx
the parse tree
returns
the visitor result
abstract def visitBlocking_assignment(ctx: Blocking_assignmentContext): T
Visit a parse tree produced by VerilogParser#blocking_assignment.
Visit a parse tree produced by VerilogParser#blocking_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitCase_body(ctx: Case_bodyContext): T
Visit a parse tree produced by VerilogParser#case_body.
Visit a parse tree produced by VerilogParser#case_body.
ctx
the parse tree
returns
the visitor result
abstract def visitCase_default_item(ctx: Case_default_itemContext): T
Visit a parse tree produced by VerilogParser#case_default_item.
Visit a parse tree produced by VerilogParser#case_default_item.
ctx
the parse tree
returns
the visitor result
abstract def visitCase_item(ctx: Case_itemContext): T
Visit a parse tree produced by VerilogParser#case_item.
Visit a parse tree produced by VerilogParser#case_item.
ctx
the parse tree
returns
the visitor result
abstract def visitCase_statement(ctx: Case_statementContext): T
Visit a parse tree produced by VerilogParser#case_statement.
Visit a parse tree produced by VerilogParser#case_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitCell_clause(ctx: Cell_clauseContext): T
Visit a parse tree produced by VerilogParser#cell_clause.
Visit a parse tree produced by VerilogParser#cell_clause.
ctx
the parse tree
returns
the visitor result
abstract def visitCell_identifier(ctx: Cell_identifierContext): T
Visit a parse tree produced by VerilogParser#cell_identifier.
Visit a parse tree produced by VerilogParser#cell_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitCharge_strength(ctx: Charge_strengthContext): T
Visit a parse tree produced by VerilogParser#charge_strength.
Visit a parse tree produced by VerilogParser#charge_strength.
ctx
the parse tree
returns
the visitor result
abstract def visitChecktime_condition(ctx: Checktime_conditionContext): T
Visit a parse tree produced by VerilogParser#checktime_condition.
Visit a parse tree produced by VerilogParser#checktime_condition.
ctx
the parse tree
returns
the visitor result
abstract def visitChildren(arg0: RuleNode): T
Definition Classes
ParseTreeVisitor
abstract def visitCmos_switch_instance(ctx: Cmos_switch_instanceContext): T
Visit a parse tree produced by VerilogParser#cmos_switch_instance.
Visit a parse tree produced by VerilogParser#cmos_switch_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitCmos_switchtype(ctx: Cmos_switchtypeContext): T
Visit a parse tree produced by VerilogParser#cmos_switchtype.
Visit a parse tree produced by VerilogParser#cmos_switchtype.
ctx
the parse tree
returns
the visitor result
abstract def visitConcatenation(ctx: ConcatenationContext): T
Visit a parse tree produced by VerilogParser#concatenation.
Visit a parse tree produced by VerilogParser#concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitConditional_statement(ctx: Conditional_statementContext): T
Visit a parse tree produced by VerilogParser#conditional_statement.
Visit a parse tree produced by VerilogParser#conditional_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitConditional_statement_body(ctx: Conditional_statement_bodyContext): T
Visit a parse tree produced by VerilogParser#conditional_statement_body.
Visit a parse tree produced by VerilogParser#conditional_statement_body.
ctx
the parse tree
returns
the visitor result
abstract def visitConditional_statement_chain(ctx: Conditional_statement_chainContext): T
Visit a parse tree produced by VerilogParser#conditional_statement_chain.
Visit a parse tree produced by VerilogParser#conditional_statement_chain.
ctx
the parse tree
returns
the visitor result
abstract def visitConditional_statement_else_chain(ctx: Conditional_statement_else_chainContext): T
Visit a parse tree produced by VerilogParser#conditional_statement_else_chain.
Visit a parse tree produced by VerilogParser#conditional_statement_else_chain.
ctx
the parse tree
returns
the visitor result
abstract def visitConditional_statement_else_tail(ctx: Conditional_statement_else_tailContext): T
Visit a parse tree produced by VerilogParser#conditional_statement_else_tail.
Visit a parse tree produced by VerilogParser#conditional_statement_else_tail.
ctx
the parse tree
returns
the visitor result
abstract def visitConditional_statement_head(ctx: Conditional_statement_headContext): T
Visit a parse tree produced by VerilogParser#conditional_statement_head.
Visit a parse tree produced by VerilogParser#conditional_statement_head.
ctx
the parse tree
returns
the visitor result
abstract def visitConfig_declaration(ctx: Config_declarationContext): T
Visit a parse tree produced by VerilogParser#config_declaration.
Visit a parse tree produced by VerilogParser#config_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitConfig_identifier(ctx: Config_identifierContext): T
Visit a parse tree produced by VerilogParser#config_identifier.
Visit a parse tree produced by VerilogParser#config_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitConfig_rule_statement(ctx: Config_rule_statementContext): T
Visit a parse tree produced by VerilogParser#config_rule_statement.
Visit a parse tree produced by VerilogParser#config_rule_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_base_expression(ctx: Constant_base_expressionContext): T
Visit a parse tree produced by VerilogParser#constant_base_expression.
Visit a parse tree produced by VerilogParser#constant_base_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_concatenation(ctx: Constant_concatenationContext): T
Visit a parse tree produced by VerilogParser#constant_concatenation.
Visit a parse tree produced by VerilogParser#constant_concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_expression(ctx: Constant_expressionContext): T
Visit a parse tree produced by VerilogParser#constant_expression.
Visit a parse tree produced by VerilogParser#constant_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_function_call(ctx: Constant_function_callContext): T
Visit a parse tree produced by VerilogParser#constant_function_call.
Visit a parse tree produced by VerilogParser#constant_function_call.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_mintypmax_expression(ctx: Constant_mintypmax_expressionContext): T
Visit a parse tree produced by VerilogParser#constant_mintypmax_expression.
Visit a parse tree produced by VerilogParser#constant_mintypmax_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_multiple_concatenation(ctx: Constant_multiple_concatenationContext): T
Visit a parse tree produced by VerilogParser#constant_multiple_concatenation.
Visit a parse tree produced by VerilogParser#constant_multiple_concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_primary(ctx: Constant_primaryContext): T
Visit a parse tree produced by VerilogParser#constant_primary.
Visit a parse tree produced by VerilogParser#constant_primary.
ctx
the parse tree
returns
the visitor result
abstract def visitConstant_range_expression(ctx: Constant_range_expressionContext): T
Visit a parse tree produced by VerilogParser#constant_range_expression.
Visit a parse tree produced by VerilogParser#constant_range_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitContinuous_assign(ctx: Continuous_assignContext): T
Visit a parse tree produced by VerilogParser#continuous_assign.
Visit a parse tree produced by VerilogParser#continuous_assign.
ctx
the parse tree
returns
the visitor result
abstract def visitCreate_defined_flag(ctx: Create_defined_flagContext): T
Visit a parse tree produced by VerilogParser#create_defined_flag.
Visit a parse tree produced by VerilogParser#create_defined_flag.
ctx
the parse tree
returns
the visitor result
abstract def visitCreate_defined_term(ctx: Create_defined_termContext): T
Visit a parse tree produced by VerilogParser#create_defined_term.
Visit a parse tree produced by VerilogParser#create_defined_term.
ctx
the parse tree
returns
the visitor result
abstract def visitData_source_expression(ctx: Data_source_expressionContext): T
Visit a parse tree produced by VerilogParser#data_source_expression.
Visit a parse tree produced by VerilogParser#data_source_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitDefault_clause(ctx: Default_clauseContext): T
Visit a parse tree produced by VerilogParser#default_clause.
Visit a parse tree produced by VerilogParser#default_clause.
ctx
the parse tree
returns
the visitor result
abstract def visitDefault_nettype_directive(ctx: Default_nettype_directiveContext): T
Visit a parse tree produced by VerilogParser#default_nettype_directive.
Visit a parse tree produced by VerilogParser#default_nettype_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitDefine_directive(ctx: Define_directiveContext): T
Visit a parse tree produced by VerilogParser#define_directive.
Visit a parse tree produced by VerilogParser#define_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitDefined_flag(ctx: Defined_flagContext): T
Visit a parse tree produced by VerilogParser#defined_flag.
Visit a parse tree produced by VerilogParser#defined_flag.
ctx
the parse tree
returns
the visitor result
abstract def visitDelay2(ctx: Delay2Context): T
Visit a parse tree produced by VerilogParser#delay2.
Visit a parse tree produced by VerilogParser#delay2.
ctx
the parse tree
returns
the visitor result
abstract def visitDelay3(ctx: Delay3Context): T
Visit a parse tree produced by VerilogParser#delay3.
Visit a parse tree produced by VerilogParser#delay3.
ctx
the parse tree
returns
the visitor result
abstract def visitDelay_control(ctx: Delay_controlContext): T
Visit a parse tree produced by VerilogParser#delay_control.
Visit a parse tree produced by VerilogParser#delay_control.
ctx
the parse tree
returns
the visitor result
abstract def visitDelay_or_event_control(ctx: Delay_or_event_controlContext): T
Visit a parse tree produced by VerilogParser#delay_or_event_control.
Visit a parse tree produced by VerilogParser#delay_or_event_control.
ctx
the parse tree
returns
the visitor result
abstract def visitDelay_value(ctx: Delay_valueContext): T
Visit a parse tree produced by VerilogParser#delay_value.
Visit a parse tree produced by VerilogParser#delay_value.
ctx
the parse tree
returns
the visitor result
abstract def visitDelayed_data(ctx: Delayed_dataContext): T
Visit a parse tree produced by VerilogParser#delayed_data.
Visit a parse tree produced by VerilogParser#delayed_data.
ctx
the parse tree
returns
the visitor result
abstract def visitDelayed_reference(ctx: Delayed_referenceContext): T
Visit a parse tree produced by VerilogParser#delayed_reference.
Visit a parse tree produced by VerilogParser#delayed_reference.
ctx
the parse tree
returns
the visitor result
abstract def visitDescription(ctx: DescriptionContext): T
Visit a parse tree produced by VerilogParser#description.
Visit a parse tree produced by VerilogParser#description.
ctx
the parse tree
returns
the visitor result
abstract def visitDesign_statement(ctx: Design_statementContext): T
Visit a parse tree produced by VerilogParser#design_statement.
Visit a parse tree produced by VerilogParser#design_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitDimension(ctx: DimensionContext): T
Visit a parse tree produced by VerilogParser#dimension.
Visit a parse tree produced by VerilogParser#dimension.
ctx
the parse tree
returns
the visitor result
abstract def visitDimension_constant_expression(ctx: Dimension_constant_expressionContext): T
Visit a parse tree produced by VerilogParser#dimension_constant_expression.
Visit a parse tree produced by VerilogParser#dimension_constant_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitDirective(ctx: DirectiveContext): T
Visit a parse tree produced by VerilogParser#directive.
Visit a parse tree produced by VerilogParser#directive.
ctx
the parse tree
returns
the visitor result
abstract def visitDisable_statement(ctx: Disable_statementContext): T
Visit a parse tree produced by VerilogParser#disable_statement.
Visit a parse tree produced by VerilogParser#disable_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitDrive_strength(ctx: Drive_strengthContext): T
Visit a parse tree produced by VerilogParser#drive_strength.
Visit a parse tree produced by VerilogParser#drive_strength.
ctx
the parse tree
returns
the visitor result
abstract def visitEdge_identifier(ctx: Edge_identifierContext): T
Visit a parse tree produced by VerilogParser#edge_identifier.
Visit a parse tree produced by VerilogParser#edge_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitEdge_sensitive_path_declaration(ctx: Edge_sensitive_path_declarationContext): T
Visit a parse tree produced by VerilogParser#edge_sensitive_path_declaration.
Visit a parse tree produced by VerilogParser#edge_sensitive_path_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitElse_directive(ctx: Else_directiveContext): T
Visit a parse tree produced by VerilogParser#else_directive.
Visit a parse tree produced by VerilogParser#else_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitElsif_directive(ctx: Elsif_directiveContext): T
Visit a parse tree produced by VerilogParser#elsif_directive.
Visit a parse tree produced by VerilogParser#elsif_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitEnable_gate_instance(ctx: Enable_gate_instanceContext): T
Visit a parse tree produced by VerilogParser#enable_gate_instance.
Visit a parse tree produced by VerilogParser#enable_gate_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitEnable_gatetype(ctx: Enable_gatetypeContext): T
Visit a parse tree produced by VerilogParser#enable_gatetype.
Visit a parse tree produced by VerilogParser#enable_gatetype.
ctx
the parse tree
returns
the visitor result
abstract def visitEnable_terminal(ctx: Enable_terminalContext): T
Visit a parse tree produced by VerilogParser#enable_terminal.
Visit a parse tree produced by VerilogParser#enable_terminal.
ctx
the parse tree
returns
the visitor result
abstract def visitEnd_edge_offset(ctx: End_edge_offsetContext): T
Visit a parse tree produced by VerilogParser#end_edge_offset.
Visit a parse tree produced by VerilogParser#end_edge_offset.
ctx
the parse tree
returns
the visitor result
abstract def visitEndif_directive(ctx: Endif_directiveContext): T
Visit a parse tree produced by VerilogParser#endif_directive.
Visit a parse tree produced by VerilogParser#endif_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitErrorNode(arg0: ErrorNode): T
Definition Classes
ParseTreeVisitor
abstract def visitError_limit_value(ctx: Error_limit_valueContext): T
Visit a parse tree produced by VerilogParser#error_limit_value.
Visit a parse tree produced by VerilogParser#error_limit_value.
ctx
the parse tree
returns
the visitor result
abstract def visitEscaped_arrayed_identifier(ctx: Escaped_arrayed_identifierContext): T
Visit a parse tree produced by VerilogParser#escaped_arrayed_identifier.
Visit a parse tree produced by VerilogParser#escaped_arrayed_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitEscaped_hierarchical_branch(ctx: Escaped_hierarchical_branchContext): T
Visit a parse tree produced by VerilogParser#escaped_hierarchical_branch.
Visit a parse tree produced by VerilogParser#escaped_hierarchical_branch.
ctx
the parse tree
returns
the visitor result
abstract def visitEscaped_hierarchical_identifier(ctx: Escaped_hierarchical_identifierContext): T
Visit a parse tree produced by VerilogParser#escaped_hierarchical_identifier.
Visit a parse tree produced by VerilogParser#escaped_hierarchical_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitEvent_based_flag(ctx: Event_based_flagContext): T
Visit a parse tree produced by VerilogParser#event_based_flag.
Visit a parse tree produced by VerilogParser#event_based_flag.
ctx
the parse tree
returns
the visitor result
abstract def visitEvent_control(ctx: Event_controlContext): T
Visit a parse tree produced by VerilogParser#event_control.
Visit a parse tree produced by VerilogParser#event_control.
ctx
the parse tree
returns
the visitor result
abstract def visitEvent_declaration(ctx: Event_declarationContext): T
Visit a parse tree produced by VerilogParser#event_declaration.
Visit a parse tree produced by VerilogParser#event_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitEvent_expression(ctx: Event_expressionContext): T
Visit a parse tree produced by VerilogParser#event_expression.
Visit a parse tree produced by VerilogParser#event_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitEvent_identifier(ctx: Event_identifierContext): T
Visit a parse tree produced by VerilogParser#event_identifier.
Visit a parse tree produced by VerilogParser#event_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitEvent_primary(ctx: Event_primaryContext): T
Visit a parse tree produced by VerilogParser#event_primary.
Visit a parse tree produced by VerilogParser#event_primary.
ctx
the parse tree
returns
the visitor result
abstract def visitEvent_trigger(ctx: Event_triggerContext): T
Visit a parse tree produced by VerilogParser#event_trigger.
Visit a parse tree produced by VerilogParser#event_trigger.
ctx
the parse tree
returns
the visitor result
abstract def visitExpression(ctx: ExpressionContext): T
Visit a parse tree produced by VerilogParser#expression.
Visit a parse tree produced by VerilogParser#expression.
ctx
the parse tree
returns
the visitor result
abstract def visitFull_edge_sensitive_path_description(ctx: Full_edge_sensitive_path_descriptionContext): T
Visit a parse tree produced by VerilogParser#full_edge_sensitive_path_description.
Visit a parse tree produced by VerilogParser#full_edge_sensitive_path_description.
ctx
the parse tree
returns
the visitor result
abstract def visitFull_path_description(ctx: Full_path_descriptionContext): T
Visit a parse tree produced by VerilogParser#full_path_description.
Visit a parse tree produced by VerilogParser#full_path_description.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_blocking_assignment(ctx: Function_blocking_assignmentContext): T
Visit a parse tree produced by VerilogParser#function_blocking_assignment.
Visit a parse tree produced by VerilogParser#function_blocking_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_call(ctx: Function_callContext): T
Visit a parse tree produced by VerilogParser#function_call.
Visit a parse tree produced by VerilogParser#function_call.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_case_body(ctx: Function_case_bodyContext): T
Visit a parse tree produced by VerilogParser#function_case_body.
Visit a parse tree produced by VerilogParser#function_case_body.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_case_item(ctx: Function_case_itemContext): T
Visit a parse tree produced by VerilogParser#function_case_item.
Visit a parse tree produced by VerilogParser#function_case_item.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_case_statement(ctx: Function_case_statementContext): T
Visit a parse tree produced by VerilogParser#function_case_statement.
Visit a parse tree produced by VerilogParser#function_case_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_conditional_statement(ctx: Function_conditional_statementContext): T
Visit a parse tree produced by VerilogParser#function_conditional_statement.
Visit a parse tree produced by VerilogParser#function_conditional_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_declaration(ctx: Function_declarationContext): T
Visit a parse tree produced by VerilogParser#function_declaration.
Visit a parse tree produced by VerilogParser#function_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_identifier(ctx: Function_identifierContext): T
Visit a parse tree produced by VerilogParser#function_identifier.
Visit a parse tree produced by VerilogParser#function_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_if_else_if_statement(ctx: Function_if_else_if_statementContext): T
Visit a parse tree produced by VerilogParser#function_if_else_if_statement.
Visit a parse tree produced by VerilogParser#function_if_else_if_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_item_declaration(ctx: Function_item_declarationContext): T
Visit a parse tree produced by VerilogParser#function_item_declaration.
Visit a parse tree produced by VerilogParser#function_item_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_loop_statement(ctx: Function_loop_statementContext): T
Visit a parse tree produced by VerilogParser#function_loop_statement.
Visit a parse tree produced by VerilogParser#function_loop_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_port(ctx: Function_portContext): T
Visit a parse tree produced by VerilogParser#function_port.
Visit a parse tree produced by VerilogParser#function_port.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_port_list(ctx: Function_port_listContext): T
Visit a parse tree produced by VerilogParser#function_port_list.
Visit a parse tree produced by VerilogParser#function_port_list.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_seq_block(ctx: Function_seq_blockContext): T
Visit a parse tree produced by VerilogParser#function_seq_block.
Visit a parse tree produced by VerilogParser#function_seq_block.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_statement(ctx: Function_statementContext): T
Visit a parse tree produced by VerilogParser#function_statement.
Visit a parse tree produced by VerilogParser#function_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitFunction_statement_or_null(ctx: Function_statement_or_nullContext): T
Visit a parse tree produced by VerilogParser#function_statement_or_null.
Visit a parse tree produced by VerilogParser#function_statement_or_null.
ctx
the parse tree
returns
the visitor result
abstract def visitGate_instance_identifier(ctx: Gate_instance_identifierContext): T
Visit a parse tree produced by VerilogParser#gate_instance_identifier.
Visit a parse tree produced by VerilogParser#gate_instance_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitGate_instantiation(ctx: Gate_instantiationContext): T
Visit a parse tree produced by VerilogParser#gate_instantiation.
Visit a parse tree produced by VerilogParser#gate_instantiation.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_block(ctx: Generate_blockContext): T
Visit a parse tree produced by VerilogParser#generate_block.
Visit a parse tree produced by VerilogParser#generate_block.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_block_identifier(ctx: Generate_block_identifierContext): T
Visit a parse tree produced by VerilogParser#generate_block_identifier.
Visit a parse tree produced by VerilogParser#generate_block_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_case_body(ctx: Generate_case_bodyContext): T
Visit a parse tree produced by VerilogParser#generate_case_body.
Visit a parse tree produced by VerilogParser#generate_case_body.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_case_statement(ctx: Generate_case_statementContext): T
Visit a parse tree produced by VerilogParser#generate_case_statement.
Visit a parse tree produced by VerilogParser#generate_case_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_conditional_statement(ctx: Generate_conditional_statementContext): T
Visit a parse tree produced by VerilogParser#generate_conditional_statement.
Visit a parse tree produced by VerilogParser#generate_conditional_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_item(ctx: Generate_itemContext): T
Visit a parse tree produced by VerilogParser#generate_item.
Visit a parse tree produced by VerilogParser#generate_item.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_item_or_null(ctx: Generate_item_or_nullContext): T
Visit a parse tree produced by VerilogParser#generate_item_or_null.
Visit a parse tree produced by VerilogParser#generate_item_or_null.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerate_loop_statement(ctx: Generate_loop_statementContext): T
Visit a parse tree produced by VerilogParser#generate_loop_statement.
Visit a parse tree produced by VerilogParser#generate_loop_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitGenerated_instantiation(ctx: Generated_instantiationContext): T
Visit a parse tree produced by VerilogParser#generated_instantiation.
Visit a parse tree produced by VerilogParser#generated_instantiation.
ctx
the parse tree
returns
the visitor result
abstract def visitGenvar_assignment(ctx: Genvar_assignmentContext): T
Visit a parse tree produced by VerilogParser#genvar_assignment.
Visit a parse tree produced by VerilogParser#genvar_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitGenvar_case_item(ctx: Genvar_case_itemContext): T
Visit a parse tree produced by VerilogParser#genvar_case_item.
Visit a parse tree produced by VerilogParser#genvar_case_item.
ctx
the parse tree
returns
the visitor result
abstract def visitGenvar_declaration(ctx: Genvar_declarationContext): T
Visit a parse tree produced by VerilogParser#genvar_declaration.
Visit a parse tree produced by VerilogParser#genvar_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitGenvar_function_call(ctx: Genvar_function_callContext): T
Visit a parse tree produced by VerilogParser#genvar_function_call.
Visit a parse tree produced by VerilogParser#genvar_function_call.
ctx
the parse tree
returns
the visitor result
abstract def visitGenvar_function_identifier(ctx: Genvar_function_identifierContext): T
Visit a parse tree produced by VerilogParser#genvar_function_identifier.
Visit a parse tree produced by VerilogParser#genvar_function_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitGenvar_identifier(ctx: Genvar_identifierContext): T
Visit a parse tree produced by VerilogParser#genvar_identifier.
Visit a parse tree produced by VerilogParser#genvar_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitHierarchical_block_identifier(ctx: Hierarchical_block_identifierContext): T
Visit a parse tree produced by VerilogParser#hierarchical_block_identifier.
Visit a parse tree produced by VerilogParser#hierarchical_block_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitHierarchical_event_identifier(ctx: Hierarchical_event_identifierContext): T
Visit a parse tree produced by VerilogParser#hierarchical_event_identifier.
Visit a parse tree produced by VerilogParser#hierarchical_event_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitHierarchical_function_identifier(ctx: Hierarchical_function_identifierContext): T
Visit a parse tree produced by VerilogParser#hierarchical_function_identifier.
Visit a parse tree produced by VerilogParser#hierarchical_function_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitHierarchical_identifier(ctx: Hierarchical_identifierContext): T
Visit a parse tree produced by VerilogParser#hierarchical_identifier.
Visit a parse tree produced by VerilogParser#hierarchical_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitHierarchical_net_identifier(ctx: Hierarchical_net_identifierContext): T
Visit a parse tree produced by VerilogParser#hierarchical_net_identifier.
Visit a parse tree produced by VerilogParser#hierarchical_net_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitHierarchical_task_identifier(ctx: Hierarchical_task_identifierContext): T
Visit a parse tree produced by VerilogParser#hierarchical_task_identifier.
Visit a parse tree produced by VerilogParser#hierarchical_task_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitHierarchical_variable_identifier(ctx: Hierarchical_variable_identifierContext): T
Visit a parse tree produced by VerilogParser#hierarchical_variable_identifier.
Visit a parse tree produced by VerilogParser#hierarchical_variable_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitIdentifier(ctx: IdentifierContext): T
Visit a parse tree produced by VerilogParser#identifier.
Visit a parse tree produced by VerilogParser#identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitIfdef_directive(ctx: Ifdef_directiveContext): T
Visit a parse tree produced by VerilogParser#ifdef_directive.
Visit a parse tree produced by VerilogParser#ifdef_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitIfndef_directive(ctx: Ifndef_directiveContext): T
Visit a parse tree produced by VerilogParser#ifndef_directive.
Visit a parse tree produced by VerilogParser#ifndef_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitInclude_directive(ctx: Include_directiveContext): T
Visit a parse tree produced by VerilogParser#include_directive.
Visit a parse tree produced by VerilogParser#include_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitIncomplete_condition_statement(ctx: Incomplete_condition_statementContext): T
Visit a parse tree produced by VerilogParser#incomplete_condition_statement.
Visit a parse tree produced by VerilogParser#incomplete_condition_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitIncomplete_statement(ctx: Incomplete_statementContext): T
Visit a parse tree produced by VerilogParser#incomplete_statement.
Visit a parse tree produced by VerilogParser#incomplete_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitInitial_construct(ctx: Initial_constructContext): T
Visit a parse tree produced by VerilogParser#initial_construct.
Visit a parse tree produced by VerilogParser#initial_construct.
ctx
the parse tree
returns
the visitor result
abstract def visitInout_declaration(ctx: Inout_declarationContext): T
Visit a parse tree produced by VerilogParser#inout_declaration.
Visit a parse tree produced by VerilogParser#inout_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitInout_port_identifier(ctx: Inout_port_identifierContext): T
Visit a parse tree produced by VerilogParser#inout_port_identifier.
Visit a parse tree produced by VerilogParser#inout_port_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitInout_terminal(ctx: Inout_terminalContext): T
Visit a parse tree produced by VerilogParser#inout_terminal.
Visit a parse tree produced by VerilogParser#inout_terminal.
ctx
the parse tree
returns
the visitor result
abstract def visitInput_declaration(ctx: Input_declarationContext): T
Visit a parse tree produced by VerilogParser#input_declaration.
Visit a parse tree produced by VerilogParser#input_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitInput_identifier(ctx: Input_identifierContext): T
Visit a parse tree produced by VerilogParser#input_identifier.
Visit a parse tree produced by VerilogParser#input_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitInput_port_identifier(ctx: Input_port_identifierContext): T
Visit a parse tree produced by VerilogParser#input_port_identifier.
Visit a parse tree produced by VerilogParser#input_port_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitInput_terminal(ctx: Input_terminalContext): T
Visit a parse tree produced by VerilogParser#input_terminal.
Visit a parse tree produced by VerilogParser#input_terminal.
ctx
the parse tree
returns
the visitor result
abstract def visitInst_clause(ctx: Inst_clauseContext): T
Visit a parse tree produced by VerilogParser#inst_clause.
Visit a parse tree produced by VerilogParser#inst_clause.
ctx
the parse tree
returns
the visitor result
abstract def visitInst_name(ctx: Inst_nameContext): T
Visit a parse tree produced by VerilogParser#inst_name.
Visit a parse tree produced by VerilogParser#inst_name.
ctx
the parse tree
returns
the visitor result
abstract def visitInstance_identifier(ctx: Instance_identifierContext): T
Visit a parse tree produced by VerilogParser#instance_identifier.
Visit a parse tree produced by VerilogParser#instance_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitInteger_declaration(ctx: Integer_declarationContext): T
Visit a parse tree produced by VerilogParser#integer_declaration.
Visit a parse tree produced by VerilogParser#integer_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitLiblist_clause(ctx: Liblist_clauseContext): T
Visit a parse tree produced by VerilogParser#liblist_clause.
Visit a parse tree produced by VerilogParser#liblist_clause.
ctx
the parse tree
returns
the visitor result
abstract def visitLibrary_identifier(ctx: Library_identifierContext): T
Visit a parse tree produced by VerilogParser#library_identifier.
Visit a parse tree produced by VerilogParser#library_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitLimit_value(ctx: Limit_valueContext): T
Visit a parse tree produced by VerilogParser#limit_value.
Visit a parse tree produced by VerilogParser#limit_value.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_block_variable_identifiers(ctx: List_of_block_variable_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_block_variable_identifiers.
Visit a parse tree produced by VerilogParser#list_of_block_variable_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_event_identifiers(ctx: List_of_event_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_event_identifiers.
Visit a parse tree produced by VerilogParser#list_of_event_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_genvar_identifiers(ctx: List_of_genvar_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_genvar_identifiers.
Visit a parse tree produced by VerilogParser#list_of_genvar_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_net_assignments(ctx: List_of_net_assignmentsContext): T
Visit a parse tree produced by VerilogParser#list_of_net_assignments.
Visit a parse tree produced by VerilogParser#list_of_net_assignments.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_net_decl_assignments(ctx: List_of_net_decl_assignmentsContext): T
Visit a parse tree produced by VerilogParser#list_of_net_decl_assignments.
Visit a parse tree produced by VerilogParser#list_of_net_decl_assignments.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_net_identifiers(ctx: List_of_net_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_net_identifiers.
Visit a parse tree produced by VerilogParser#list_of_net_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_param_assignments(ctx: List_of_param_assignmentsContext): T
Visit a parse tree produced by VerilogParser#list_of_param_assignments.
Visit a parse tree produced by VerilogParser#list_of_param_assignments.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_parameter_assignments(ctx: List_of_parameter_assignmentsContext): T
Visit a parse tree produced by VerilogParser#list_of_parameter_assignments.
Visit a parse tree produced by VerilogParser#list_of_parameter_assignments.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_path_delay_expressions(ctx: List_of_path_delay_expressionsContext): T
Visit a parse tree produced by VerilogParser#list_of_path_delay_expressions.
Visit a parse tree produced by VerilogParser#list_of_path_delay_expressions.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_path_inputs(ctx: List_of_path_inputsContext): T
Visit a parse tree produced by VerilogParser#list_of_path_inputs.
Visit a parse tree produced by VerilogParser#list_of_path_inputs.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_path_outputs(ctx: List_of_path_outputsContext): T
Visit a parse tree produced by VerilogParser#list_of_path_outputs.
Visit a parse tree produced by VerilogParser#list_of_path_outputs.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_port_connections(ctx: List_of_port_connectionsContext): T
Visit a parse tree produced by VerilogParser#list_of_port_connections.
Visit a parse tree produced by VerilogParser#list_of_port_connections.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_port_declarations(ctx: List_of_port_declarationsContext): T
Visit a parse tree produced by VerilogParser#list_of_port_declarations.
Visit a parse tree produced by VerilogParser#list_of_port_declarations.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_port_identifiers(ctx: List_of_port_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_port_identifiers.
Visit a parse tree produced by VerilogParser#list_of_port_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_ports(ctx: List_of_portsContext): T
Visit a parse tree produced by VerilogParser#list_of_ports.
Visit a parse tree produced by VerilogParser#list_of_ports.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_real_identifiers(ctx: List_of_real_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_real_identifiers.
Visit a parse tree produced by VerilogParser#list_of_real_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_specparam_assignments(ctx: List_of_specparam_assignmentsContext): T
Visit a parse tree produced by VerilogParser#list_of_specparam_assignments.
Visit a parse tree produced by VerilogParser#list_of_specparam_assignments.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_variable_identifiers(ctx: List_of_variable_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_variable_identifiers.
Visit a parse tree produced by VerilogParser#list_of_variable_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitList_of_variable_port_identifiers(ctx: List_of_variable_port_identifiersContext): T
Visit a parse tree produced by VerilogParser#list_of_variable_port_identifiers.
Visit a parse tree produced by VerilogParser#list_of_variable_port_identifiers.
ctx
the parse tree
returns
the visitor result
abstract def visitLocal_parameter_declaration(ctx: Local_parameter_declarationContext): T
Visit a parse tree produced by VerilogParser#local_parameter_declaration.
Visit a parse tree produced by VerilogParser#local_parameter_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitLoop_statement(ctx: Loop_statementContext): T
Visit a parse tree produced by VerilogParser#loop_statement.
Visit a parse tree produced by VerilogParser#loop_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitLsb_constant_expression(ctx: Lsb_constant_expressionContext): T
Visit a parse tree produced by VerilogParser#lsb_constant_expression.
Visit a parse tree produced by VerilogParser#lsb_constant_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitMemory_identifier(ctx: Memory_identifierContext): T
Visit a parse tree produced by VerilogParser#memory_identifier.
Visit a parse tree produced by VerilogParser#memory_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitMintypmax_expression(ctx: Mintypmax_expressionContext): T
Visit a parse tree produced by VerilogParser#mintypmax_expression.
Visit a parse tree produced by VerilogParser#mintypmax_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_declaration(ctx: Module_declarationContext): T
Visit a parse tree produced by VerilogParser#module_declaration.
Visit a parse tree produced by VerilogParser#module_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_head(ctx: Module_headContext): T
Visit a parse tree produced by VerilogParser#module_head.
Visit a parse tree produced by VerilogParser#module_head.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_identifier(ctx: Module_identifierContext): T
Visit a parse tree produced by VerilogParser#module_identifier.
Visit a parse tree produced by VerilogParser#module_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_instance(ctx: Module_instanceContext): T
Visit a parse tree produced by VerilogParser#module_instance.
Visit a parse tree produced by VerilogParser#module_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_instance_identifier(ctx: Module_instance_identifierContext): T
Visit a parse tree produced by VerilogParser#module_instance_identifier.
Visit a parse tree produced by VerilogParser#module_instance_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_instantiation(ctx: Module_instantiationContext): T
Visit a parse tree produced by VerilogParser#module_instantiation.
Visit a parse tree produced by VerilogParser#module_instantiation.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_item(ctx: Module_itemContext): T
Visit a parse tree produced by VerilogParser#module_item.
Visit a parse tree produced by VerilogParser#module_item.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_keyword(ctx: Module_keywordContext): T
Visit a parse tree produced by VerilogParser#module_keyword.
Visit a parse tree produced by VerilogParser#module_keyword.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_or_generate_item(ctx: Module_or_generate_itemContext): T
Visit a parse tree produced by VerilogParser#module_or_generate_item.
Visit a parse tree produced by VerilogParser#module_or_generate_item.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_or_generate_item_declaration(ctx: Module_or_generate_item_declarationContext): T
Visit a parse tree produced by VerilogParser#module_or_generate_item_declaration.
Visit a parse tree produced by VerilogParser#module_or_generate_item_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_parameter_port_list(ctx: Module_parameter_port_listContext): T
Visit a parse tree produced by VerilogParser#module_parameter_port_list.
Visit a parse tree produced by VerilogParser#module_parameter_port_list.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_path_concatenation(ctx: Module_path_concatenationContext): T
Visit a parse tree produced by VerilogParser#module_path_concatenation.
Visit a parse tree produced by VerilogParser#module_path_concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_path_conditional_expression(ctx: Module_path_conditional_expressionContext): T
Visit a parse tree produced by VerilogParser#module_path_conditional_expression.
Visit a parse tree produced by VerilogParser#module_path_conditional_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_path_expression(ctx: Module_path_expressionContext): T
Visit a parse tree produced by VerilogParser#module_path_expression.
Visit a parse tree produced by VerilogParser#module_path_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_path_mintypmax_expression(ctx: Module_path_mintypmax_expressionContext): T
Visit a parse tree produced by VerilogParser#module_path_mintypmax_expression.
Visit a parse tree produced by VerilogParser#module_path_mintypmax_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_path_multiple_concatenation(ctx: Module_path_multiple_concatenationContext): T
Visit a parse tree produced by VerilogParser#module_path_multiple_concatenation.
Visit a parse tree produced by VerilogParser#module_path_multiple_concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitModule_path_primary(ctx: Module_path_primaryContext): T
Visit a parse tree produced by VerilogParser#module_path_primary.
Visit a parse tree produced by VerilogParser#module_path_primary.
ctx
the parse tree
returns
the visitor result
abstract def visitMos_switch_instance(ctx: Mos_switch_instanceContext): T
Visit a parse tree produced by VerilogParser#mos_switch_instance.
Visit a parse tree produced by VerilogParser#mos_switch_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitMos_switchtype(ctx: Mos_switchtypeContext): T
Visit a parse tree produced by VerilogParser#mos_switchtype.
Visit a parse tree produced by VerilogParser#mos_switchtype.
ctx
the parse tree
returns
the visitor result
abstract def visitMsb_constant_expression(ctx: Msb_constant_expressionContext): T
Visit a parse tree produced by VerilogParser#msb_constant_expression.
Visit a parse tree produced by VerilogParser#msb_constant_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitMultiple_concatenation(ctx: Multiple_concatenationContext): T
Visit a parse tree produced by VerilogParser#multiple_concatenation.
Visit a parse tree produced by VerilogParser#multiple_concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitN_input_gate_instance(ctx: N_input_gate_instanceContext): T
Visit a parse tree produced by VerilogParser#n_input_gate_instance.
Visit a parse tree produced by VerilogParser#n_input_gate_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitN_input_gatetype(ctx: N_input_gatetypeContext): T
Visit a parse tree produced by VerilogParser#n_input_gatetype.
Visit a parse tree produced by VerilogParser#n_input_gatetype.
ctx
the parse tree
returns
the visitor result
abstract def visitN_output_gate_instance(ctx: N_output_gate_instanceContext): T
Visit a parse tree produced by VerilogParser#n_output_gate_instance.
Visit a parse tree produced by VerilogParser#n_output_gate_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitN_output_gatetype(ctx: N_output_gatetypeContext): T
Visit a parse tree produced by VerilogParser#n_output_gatetype.
Visit a parse tree produced by VerilogParser#n_output_gatetype.
ctx
the parse tree
returns
the visitor result
abstract def visitName_of_gate_instance(ctx: Name_of_gate_instanceContext): T
Visit a parse tree produced by VerilogParser#name_of_gate_instance.
Visit a parse tree produced by VerilogParser#name_of_gate_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitName_of_instance(ctx: Name_of_instanceContext): T
Visit a parse tree produced by VerilogParser#name_of_instance.
Visit a parse tree produced by VerilogParser#name_of_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitNamed_parameter_assignment(ctx: Named_parameter_assignmentContext): T
Visit a parse tree produced by VerilogParser#named_parameter_assignment.
Visit a parse tree produced by VerilogParser#named_parameter_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitNamed_port_connection(ctx: Named_port_connectionContext): T
Visit a parse tree produced by VerilogParser#named_port_connection.
Visit a parse tree produced by VerilogParser#named_port_connection.
ctx
the parse tree
returns
the visitor result
abstract def visitNcontrol_terminal(ctx: Ncontrol_terminalContext): T
Visit a parse tree produced by VerilogParser#ncontrol_terminal.
Visit a parse tree produced by VerilogParser#ncontrol_terminal.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_assignment(ctx: Net_assignmentContext): T
Visit a parse tree produced by VerilogParser#net_assignment.
Visit a parse tree produced by VerilogParser#net_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_concatenation(ctx: Net_concatenationContext): T
Visit a parse tree produced by VerilogParser#net_concatenation.
Visit a parse tree produced by VerilogParser#net_concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_concatenation_value(ctx: Net_concatenation_valueContext): T
Visit a parse tree produced by VerilogParser#net_concatenation_value.
Visit a parse tree produced by VerilogParser#net_concatenation_value.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_decl_assignment(ctx: Net_decl_assignmentContext): T
Visit a parse tree produced by VerilogParser#net_decl_assignment.
Visit a parse tree produced by VerilogParser#net_decl_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_declaration(ctx: Net_declarationContext): T
Visit a parse tree produced by VerilogParser#net_declaration.
Visit a parse tree produced by VerilogParser#net_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_identifier(ctx: Net_identifierContext): T
Visit a parse tree produced by VerilogParser#net_identifier.
Visit a parse tree produced by VerilogParser#net_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_lvalue(ctx: Net_lvalueContext): T
Visit a parse tree produced by VerilogParser#net_lvalue.
Visit a parse tree produced by VerilogParser#net_lvalue.
ctx
the parse tree
returns
the visitor result
abstract def visitNet_type(ctx: Net_typeContext): T
Visit a parse tree produced by VerilogParser#net_type.
Visit a parse tree produced by VerilogParser#net_type.
ctx
the parse tree
returns
the visitor result
abstract def visitNonblocking_assignment(ctx: Nonblocking_assignmentContext): T
Visit a parse tree produced by VerilogParser#nonblocking_assignment.
Visit a parse tree produced by VerilogParser#nonblocking_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitNotify_reg(ctx: Notify_regContext): T
Visit a parse tree produced by VerilogParser#notify_reg.
Visit a parse tree produced by VerilogParser#notify_reg.
ctx
the parse tree
returns
the visitor result
abstract def visitNumber(ctx: NumberContext): T
Visit a parse tree produced by VerilogParser#number.
Visit a parse tree produced by VerilogParser#number.
ctx
the parse tree
returns
the visitor result
abstract def visitOrdered_parameter_assignment(ctx: Ordered_parameter_assignmentContext): T
Visit a parse tree produced by VerilogParser#ordered_parameter_assignment.
Visit a parse tree produced by VerilogParser#ordered_parameter_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitOrdered_port_connection(ctx: Ordered_port_connectionContext): T
Visit a parse tree produced by VerilogParser#ordered_port_connection.
Visit a parse tree produced by VerilogParser#ordered_port_connection.
ctx
the parse tree
returns
the visitor result
abstract def visitOutput_declaration(ctx: Output_declarationContext): T
Visit a parse tree produced by VerilogParser#output_declaration.
Visit a parse tree produced by VerilogParser#output_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitOutput_identifier(ctx: Output_identifierContext): T
Visit a parse tree produced by VerilogParser#output_identifier.
Visit a parse tree produced by VerilogParser#output_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitOutput_port_identifier(ctx: Output_port_identifierContext): T
Visit a parse tree produced by VerilogParser#output_port_identifier.
Visit a parse tree produced by VerilogParser#output_port_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitOutput_terminal(ctx: Output_terminalContext): T
Visit a parse tree produced by VerilogParser#output_terminal.
Visit a parse tree produced by VerilogParser#output_terminal.
ctx
the parse tree
returns
the visitor result
abstract def visitOutput_variable_type(ctx: Output_variable_typeContext): T
Visit a parse tree produced by VerilogParser#output_variable_type.
Visit a parse tree produced by VerilogParser#output_variable_type.
ctx
the parse tree
returns
the visitor result
abstract def visitPar_block(ctx: Par_blockContext): T
Visit a parse tree produced by VerilogParser#par_block.
Visit a parse tree produced by VerilogParser#par_block.
ctx
the parse tree
returns
the visitor result
abstract def visitParallel_edge_sensitive_path_description(ctx: Parallel_edge_sensitive_path_descriptionContext): T
Visit a parse tree produced by VerilogParser#parallel_edge_sensitive_path_description.
Visit a parse tree produced by VerilogParser#parallel_edge_sensitive_path_description.
ctx
the parse tree
returns
the visitor result
abstract def visitParallel_path_description(ctx: Parallel_path_descriptionContext): T
Visit a parse tree produced by VerilogParser#parallel_path_description.
Visit a parse tree produced by VerilogParser#parallel_path_description.
ctx
the parse tree
returns
the visitor result
abstract def visitParam_assignment(ctx: Param_assignmentContext): T
Visit a parse tree produced by VerilogParser#param_assignment.
Visit a parse tree produced by VerilogParser#param_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitParameter_declaration(ctx: Parameter_declarationContext): T
Visit a parse tree produced by VerilogParser#parameter_declaration.
Visit a parse tree produced by VerilogParser#parameter_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitParameter_declaration_(ctx: Parameter_declaration_Context): T
Visit a parse tree produced by VerilogParser#parameter_declaration_.
Visit a parse tree produced by VerilogParser#parameter_declaration_.
ctx
the parse tree
returns
the visitor result
abstract def visitParameter_identifier(ctx: Parameter_identifierContext): T
Visit a parse tree produced by VerilogParser#parameter_identifier.
Visit a parse tree produced by VerilogParser#parameter_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitParameter_override(ctx: Parameter_overrideContext): T
Visit a parse tree produced by VerilogParser#parameter_override.
Visit a parse tree produced by VerilogParser#parameter_override.
ctx
the parse tree
returns
the visitor result
abstract def visitParameter_value_assignment(ctx: Parameter_value_assignmentContext): T
Visit a parse tree produced by VerilogParser#parameter_value_assignment.
Visit a parse tree produced by VerilogParser#parameter_value_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitPass_en_switchtype(ctx: Pass_en_switchtypeContext): T
Visit a parse tree produced by VerilogParser#pass_en_switchtype.
Visit a parse tree produced by VerilogParser#pass_en_switchtype.
ctx
the parse tree
returns
the visitor result
abstract def visitPass_enable_switch_instance(ctx: Pass_enable_switch_instanceContext): T
Visit a parse tree produced by VerilogParser#pass_enable_switch_instance.
Visit a parse tree produced by VerilogParser#pass_enable_switch_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitPass_switch_instance(ctx: Pass_switch_instanceContext): T
Visit a parse tree produced by VerilogParser#pass_switch_instance.
Visit a parse tree produced by VerilogParser#pass_switch_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitPass_switchtype(ctx: Pass_switchtypeContext): T
Visit a parse tree produced by VerilogParser#pass_switchtype.
Visit a parse tree produced by VerilogParser#pass_switchtype.
ctx
the parse tree
returns
the visitor result
abstract def visitPath_declaration(ctx: Path_declarationContext): T
Visit a parse tree produced by VerilogParser#path_declaration.
Visit a parse tree produced by VerilogParser#path_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitPath_delay_expression(ctx: Path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#path_delay_expression.
Visit a parse tree produced by VerilogParser#path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitPath_delay_value(ctx: Path_delay_valueContext): T
Visit a parse tree produced by VerilogParser#path_delay_value.
Visit a parse tree produced by VerilogParser#path_delay_value.
ctx
the parse tree
returns
the visitor result
abstract def visitPcontrol_terminal(ctx: Pcontrol_terminalContext): T
Visit a parse tree produced by VerilogParser#pcontrol_terminal.
Visit a parse tree produced by VerilogParser#pcontrol_terminal.
ctx
the parse tree
returns
the visitor result
abstract def visitPolarity_operator(ctx: Polarity_operatorContext): T
Visit a parse tree produced by VerilogParser#polarity_operator.
Visit a parse tree produced by VerilogParser#polarity_operator.
ctx
the parse tree
returns
the visitor result
abstract def visitPort(ctx: PortContext): T
Visit a parse tree produced by VerilogParser#port.
Visit a parse tree produced by VerilogParser#port.
ctx
the parse tree
returns
the visitor result
abstract def visitPort_declaration(ctx: Port_declarationContext): T
Visit a parse tree produced by VerilogParser#port_declaration.
Visit a parse tree produced by VerilogParser#port_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitPort_expression(ctx: Port_expressionContext): T
Visit a parse tree produced by VerilogParser#port_expression.
Visit a parse tree produced by VerilogParser#port_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitPort_identifier(ctx: Port_identifierContext): T
Visit a parse tree produced by VerilogParser#port_identifier.
Visit a parse tree produced by VerilogParser#port_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitPort_reference(ctx: Port_referenceContext): T
Visit a parse tree produced by VerilogParser#port_reference.
Visit a parse tree produced by VerilogParser#port_reference.
ctx
the parse tree
returns
the visitor result
abstract def visitPrimary(ctx: PrimaryContext): T
Visit a parse tree produced by VerilogParser#primary.
Visit a parse tree produced by VerilogParser#primary.
ctx
the parse tree
returns
the visitor result
abstract def visitProcedural_continuous_assignments(ctx: Procedural_continuous_assignmentsContext): T
Visit a parse tree produced by VerilogParser#procedural_continuous_assignments.
Visit a parse tree produced by VerilogParser#procedural_continuous_assignments.
ctx
the parse tree
returns
the visitor result
abstract def visitProcedural_timing_control_statement(ctx: Procedural_timing_control_statementContext): T
Visit a parse tree produced by VerilogParser#procedural_timing_control_statement.
Visit a parse tree produced by VerilogParser#procedural_timing_control_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitPull_gate_instance(ctx: Pull_gate_instanceContext): T
Visit a parse tree produced by VerilogParser#pull_gate_instance.
Visit a parse tree produced by VerilogParser#pull_gate_instance.
ctx
the parse tree
returns
the visitor result
abstract def visitPulldown_strength(ctx: Pulldown_strengthContext): T
Visit a parse tree produced by VerilogParser#pulldown_strength.
Visit a parse tree produced by VerilogParser#pulldown_strength.
ctx
the parse tree
returns
the visitor result
abstract def visitPullup_strength(ctx: Pullup_strengthContext): T
Visit a parse tree produced by VerilogParser#pullup_strength.
Visit a parse tree produced by VerilogParser#pullup_strength.
ctx
the parse tree
returns
the visitor result
abstract def visitPulse_control_specparam(ctx: Pulse_control_specparamContext): T
Visit a parse tree produced by VerilogParser#pulse_control_specparam.
Visit a parse tree produced by VerilogParser#pulse_control_specparam.
ctx
the parse tree
returns
the visitor result
abstract def visitPulsestyle_declaration(ctx: Pulsestyle_declarationContext): T
Visit a parse tree produced by VerilogParser#pulsestyle_declaration.
Visit a parse tree produced by VerilogParser#pulsestyle_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitRange_(ctx: Range_Context): T
Visit a parse tree produced by VerilogParser#range_.
Visit a parse tree produced by VerilogParser#range_.
ctx
the parse tree
returns
the visitor result
abstract def visitRange_expression(ctx: Range_expressionContext): T
Visit a parse tree produced by VerilogParser#range_expression.
Visit a parse tree produced by VerilogParser#range_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitRange_or_type(ctx: Range_or_typeContext): T
Visit a parse tree produced by VerilogParser#range_or_type.
Visit a parse tree produced by VerilogParser#range_or_type.
ctx
the parse tree
returns
the visitor result
abstract def visitReal_declaration(ctx: Real_declarationContext): T
Visit a parse tree produced by VerilogParser#real_declaration.
Visit a parse tree produced by VerilogParser#real_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitReal_identifier(ctx: Real_identifierContext): T
Visit a parse tree produced by VerilogParser#real_identifier.
Visit a parse tree produced by VerilogParser#real_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitReal_type(ctx: Real_typeContext): T
Visit a parse tree produced by VerilogParser#real_type.
Visit a parse tree produced by VerilogParser#real_type.
ctx
the parse tree
returns
the visitor result
abstract def visitRealtime_declaration(ctx: Realtime_declarationContext): T
Visit a parse tree produced by VerilogParser#realtime_declaration.
Visit a parse tree produced by VerilogParser#realtime_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitReg_declaration(ctx: Reg_declarationContext): T
Visit a parse tree produced by VerilogParser#reg_declaration.
Visit a parse tree produced by VerilogParser#reg_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitReject_limit_value(ctx: Reject_limit_valueContext): T
Visit a parse tree produced by VerilogParser#reject_limit_value.
Visit a parse tree produced by VerilogParser#reject_limit_value.
ctx
the parse tree
returns
the visitor result
abstract def visitRemain_active_flag(ctx: Remain_active_flagContext): T
Visit a parse tree produced by VerilogParser#remain_active_flag.
Visit a parse tree produced by VerilogParser#remain_active_flag.
ctx
the parse tree
returns
the visitor result
abstract def visitSeq_block(ctx: Seq_blockContext): T
Visit a parse tree produced by VerilogParser#seq_block.
Visit a parse tree produced by VerilogParser#seq_block.
ctx
the parse tree
returns
the visitor result
abstract def visitShowcancelled_declaration(ctx: Showcancelled_declarationContext): T
Visit a parse tree produced by VerilogParser#showcancelled_declaration.
Visit a parse tree produced by VerilogParser#showcancelled_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitSimple_arrayed_identifier(ctx: Simple_arrayed_identifierContext): T
Visit a parse tree produced by VerilogParser#simple_arrayed_identifier.
Visit a parse tree produced by VerilogParser#simple_arrayed_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitSimple_hierarchical_branch(ctx: Simple_hierarchical_branchContext): T
Visit a parse tree produced by VerilogParser#simple_hierarchical_branch.
Visit a parse tree produced by VerilogParser#simple_hierarchical_branch.
ctx
the parse tree
returns
the visitor result
abstract def visitSimple_hierarchical_identifier(ctx: Simple_hierarchical_identifierContext): T
Visit a parse tree produced by VerilogParser#simple_hierarchical_identifier.
Visit a parse tree produced by VerilogParser#simple_hierarchical_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitSimple_path_declaration(ctx: Simple_path_declarationContext): T
Visit a parse tree produced by VerilogParser#simple_path_declaration.
Visit a parse tree produced by VerilogParser#simple_path_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitSource_text(ctx: Source_textContext): T
Visit a parse tree produced by VerilogParser#source_text.
Visit a parse tree produced by VerilogParser#source_text.
ctx
the parse tree
returns
the visitor result
abstract def visitSpecify_block(ctx: Specify_blockContext): T
Visit a parse tree produced by VerilogParser#specify_block.
Visit a parse tree produced by VerilogParser#specify_block.
ctx
the parse tree
returns
the visitor result
abstract def visitSpecify_input_terminal_descriptor(ctx: Specify_input_terminal_descriptorContext): T
Visit a parse tree produced by VerilogParser#specify_input_terminal_descriptor.
Visit a parse tree produced by VerilogParser#specify_input_terminal_descriptor.
ctx
the parse tree
returns
the visitor result
abstract def visitSpecify_item(ctx: Specify_itemContext): T
Visit a parse tree produced by VerilogParser#specify_item.
Visit a parse tree produced by VerilogParser#specify_item.
ctx
the parse tree
returns
the visitor result
abstract def visitSpecify_output_terminal_descriptor(ctx: Specify_output_terminal_descriptorContext): T
Visit a parse tree produced by VerilogParser#specify_output_terminal_descriptor.
Visit a parse tree produced by VerilogParser#specify_output_terminal_descriptor.
ctx
the parse tree
returns
the visitor result
abstract def visitSpecparam_assignment(ctx: Specparam_assignmentContext): T
Visit a parse tree produced by VerilogParser#specparam_assignment.
Visit a parse tree produced by VerilogParser#specparam_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitSpecparam_declaration(ctx: Specparam_declarationContext): T
Visit a parse tree produced by VerilogParser#specparam_declaration.
Visit a parse tree produced by VerilogParser#specparam_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitSpecparam_identifier(ctx: Specparam_identifierContext): T
Visit a parse tree produced by VerilogParser#specparam_identifier.
Visit a parse tree produced by VerilogParser#specparam_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitStamptime_condition(ctx: Stamptime_conditionContext): T
Visit a parse tree produced by VerilogParser#stamptime_condition.
Visit a parse tree produced by VerilogParser#stamptime_condition.
ctx
the parse tree
returns
the visitor result
abstract def visitStart_edge_offset(ctx: Start_edge_offsetContext): T
Visit a parse tree produced by VerilogParser#start_edge_offset.
Visit a parse tree produced by VerilogParser#start_edge_offset.
ctx
the parse tree
returns
the visitor result
abstract def visitState_dependent_path_declaration(ctx: State_dependent_path_declarationContext): T
Visit a parse tree produced by VerilogParser#state_dependent_path_declaration.
Visit a parse tree produced by VerilogParser#state_dependent_path_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitStatement(ctx: StatementContext): T
Visit a parse tree produced by VerilogParser#statement.
Visit a parse tree produced by VerilogParser#statement.
ctx
the parse tree
returns
the visitor result
abstract def visitStatement_or_null(ctx: Statement_or_nullContext): T
Visit a parse tree produced by VerilogParser#statement_or_null.
Visit a parse tree produced by VerilogParser#statement_or_null.
ctx
the parse tree
returns
the visitor result
abstract def visitStrength0(ctx: Strength0Context): T
Visit a parse tree produced by VerilogParser#strength0.
Visit a parse tree produced by VerilogParser#strength0.
ctx
the parse tree
returns
the visitor result
abstract def visitStrength1(ctx: Strength1Context): T
Visit a parse tree produced by VerilogParser#strength1.
Visit a parse tree produced by VerilogParser#strength1.
ctx
the parse tree
returns
the visitor result
abstract def visitSystem_function_call(ctx: System_function_callContext): T
Visit a parse tree produced by VerilogParser#system_function_call.
Visit a parse tree produced by VerilogParser#system_function_call.
ctx
the parse tree
returns
the visitor result
abstract def visitSystem_function_identifier(ctx: System_function_identifierContext): T
Visit a parse tree produced by VerilogParser#system_function_identifier.
Visit a parse tree produced by VerilogParser#system_function_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitSystem_task_enable(ctx: System_task_enableContext): T
Visit a parse tree produced by VerilogParser#system_task_enable.
Visit a parse tree produced by VerilogParser#system_task_enable.
ctx
the parse tree
returns
the visitor result
abstract def visitSystem_task_identifier(ctx: System_task_identifierContext): T
Visit a parse tree produced by VerilogParser#system_task_identifier.
Visit a parse tree produced by VerilogParser#system_task_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitT01_path_delay_expression(ctx: T01_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#t01_path_delay_expression.
Visit a parse tree produced by VerilogParser#t01_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitT0x_path_delay_expression(ctx: T0x_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#t0x_path_delay_expression.
Visit a parse tree produced by VerilogParser#t0x_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitT0z_path_delay_expression(ctx: T0z_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#t0z_path_delay_expression.
Visit a parse tree produced by VerilogParser#t0z_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitT10_path_delay_expression(ctx: T10_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#t10_path_delay_expression.
Visit a parse tree produced by VerilogParser#t10_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitT1x_path_delay_expression(ctx: T1x_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#t1x_path_delay_expression.
Visit a parse tree produced by VerilogParser#t1x_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitT1z_path_delay_expression(ctx: T1z_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#t1z_path_delay_expression.
Visit a parse tree produced by VerilogParser#t1z_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitT_path_delay_expression(ctx: T_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#t_path_delay_expression.
Visit a parse tree produced by VerilogParser#t_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTask_declaration(ctx: Task_declarationContext): T
Visit a parse tree produced by VerilogParser#task_declaration.
Visit a parse tree produced by VerilogParser#task_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitTask_enable(ctx: Task_enableContext): T
Visit a parse tree produced by VerilogParser#task_enable.
Visit a parse tree produced by VerilogParser#task_enable.
ctx
the parse tree
returns
the visitor result
abstract def visitTask_identifier(ctx: Task_identifierContext): T
Visit a parse tree produced by VerilogParser#task_identifier.
Visit a parse tree produced by VerilogParser#task_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitTask_item_declaration(ctx: Task_item_declarationContext): T
Visit a parse tree produced by VerilogParser#task_item_declaration.
Visit a parse tree produced by VerilogParser#task_item_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitTask_port_item(ctx: Task_port_itemContext): T
Visit a parse tree produced by VerilogParser#task_port_item.
Visit a parse tree produced by VerilogParser#task_port_item.
ctx
the parse tree
returns
the visitor result
abstract def visitTask_port_list(ctx: Task_port_listContext): T
Visit a parse tree produced by VerilogParser#task_port_list.
Visit a parse tree produced by VerilogParser#task_port_list.
ctx
the parse tree
returns
the visitor result
abstract def visitTask_port_type(ctx: Task_port_typeContext): T
Visit a parse tree produced by VerilogParser#task_port_type.
Visit a parse tree produced by VerilogParser#task_port_type.
ctx
the parse tree
returns
the visitor result
abstract def visitTerm(ctx: TermContext): T
Visit a parse tree produced by VerilogParser#term.
Visit a parse tree produced by VerilogParser#term.
ctx
the parse tree
returns
the visitor result
abstract def visitTerminal(arg0: TerminalNode): T
Definition Classes
ParseTreeVisitor
abstract def visitTerminal_identifier(ctx: Terminal_identifierContext): T
Visit a parse tree produced by VerilogParser#terminal_identifier.
Visit a parse tree produced by VerilogParser#terminal_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitText_macro_identifier(ctx: Text_macro_identifierContext): T
Visit a parse tree produced by VerilogParser#text_macro_identifier.
Visit a parse tree produced by VerilogParser#text_macro_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitTf_decl_header(ctx: Tf_decl_headerContext): T
Visit a parse tree produced by VerilogParser#tf_decl_header.
Visit a parse tree produced by VerilogParser#tf_decl_header.
ctx
the parse tree
returns
the visitor result
abstract def visitTf_declaration(ctx: Tf_declarationContext): T
Visit a parse tree produced by VerilogParser#tf_declaration.
Visit a parse tree produced by VerilogParser#tf_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitTfall_path_delay_expression(ctx: Tfall_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#tfall_path_delay_expression.
Visit a parse tree produced by VerilogParser#tfall_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitThreshold(ctx: ThresholdContext): T
Visit a parse tree produced by VerilogParser#threshold.
Visit a parse tree produced by VerilogParser#threshold.
ctx
the parse tree
returns
the visitor result
abstract def visitTime_declaration(ctx: Time_declarationContext): T
Visit a parse tree produced by VerilogParser#time_declaration.
Visit a parse tree produced by VerilogParser#time_declaration.
ctx
the parse tree
returns
the visitor result
abstract def visitTimescale_directive(ctx: Timescale_directiveContext): T
Visit a parse tree produced by VerilogParser#timescale_directive.
Visit a parse tree produced by VerilogParser#timescale_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitTiming_check_limit(ctx: Timing_check_limitContext): T
Visit a parse tree produced by VerilogParser#timing_check_limit.
Visit a parse tree produced by VerilogParser#timing_check_limit.
ctx
the parse tree
returns
the visitor result
abstract def visitTopmodule_identifier(ctx: Topmodule_identifierContext): T
Visit a parse tree produced by VerilogParser#topmodule_identifier.
Visit a parse tree produced by VerilogParser#topmodule_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitTrise_path_delay_expression(ctx: Trise_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#trise_path_delay_expression.
Visit a parse tree produced by VerilogParser#trise_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTx0_path_delay_expression(ctx: Tx0_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#tx0_path_delay_expression.
Visit a parse tree produced by VerilogParser#tx0_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTx1_path_delay_expression(ctx: Tx1_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#tx1_path_delay_expression.
Visit a parse tree produced by VerilogParser#tx1_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTxz_path_delay_expression(ctx: Txz_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#txz_path_delay_expression.
Visit a parse tree produced by VerilogParser#txz_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTz0_path_delay_expression(ctx: Tz0_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#tz0_path_delay_expression.
Visit a parse tree produced by VerilogParser#tz0_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTz1_path_delay_expression(ctx: Tz1_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#tz1_path_delay_expression.
Visit a parse tree produced by VerilogParser#tz1_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTz_path_delay_expression(ctx: Tz_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#tz_path_delay_expression.
Visit a parse tree produced by VerilogParser#tz_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitTzx_path_delay_expression(ctx: Tzx_path_delay_expressionContext): T
Visit a parse tree produced by VerilogParser#tzx_path_delay_expression.
Visit a parse tree produced by VerilogParser#tzx_path_delay_expression.
ctx
the parse tree
returns
the visitor result
abstract def visitUdp_identifier(ctx: Udp_identifierContext): T
Visit a parse tree produced by VerilogParser#udp_identifier.
Visit a parse tree produced by VerilogParser#udp_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitUdp_instance_identifier(ctx: Udp_instance_identifierContext): T
Visit a parse tree produced by VerilogParser#udp_instance_identifier.
Visit a parse tree produced by VerilogParser#udp_instance_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitUnary_module_path_operator(ctx: Unary_module_path_operatorContext): T
Visit a parse tree produced by VerilogParser#unary_module_path_operator.
Visit a parse tree produced by VerilogParser#unary_module_path_operator.
ctx
the parse tree
returns
the visitor result
abstract def visitUnary_operator(ctx: Unary_operatorContext): T
Visit a parse tree produced by VerilogParser#unary_operator.
Visit a parse tree produced by VerilogParser#unary_operator.
ctx
the parse tree
returns
the visitor result
abstract def visitUndef_directive(ctx: Undef_directiveContext): T
Visit a parse tree produced by VerilogParser#undef_directive.
Visit a parse tree produced by VerilogParser#undef_directive.
ctx
the parse tree
returns
the visitor result
abstract def visitUse_clause(ctx: Use_clauseContext): T
Visit a parse tree produced by VerilogParser#use_clause.
Visit a parse tree produced by VerilogParser#use_clause.
ctx
the parse tree
returns
the visitor result
abstract def visitUsing_defined_flag(ctx: Using_defined_flagContext): T
Visit a parse tree produced by VerilogParser#using_defined_flag.
Visit a parse tree produced by VerilogParser#using_defined_flag.
ctx
the parse tree
returns
the visitor result
abstract def visitVariable_assignment(ctx: Variable_assignmentContext): T
Visit a parse tree produced by VerilogParser#variable_assignment.
Visit a parse tree produced by VerilogParser#variable_assignment.
ctx
the parse tree
returns
the visitor result
abstract def visitVariable_concatenation(ctx: Variable_concatenationContext): T
Visit a parse tree produced by VerilogParser#variable_concatenation.
Visit a parse tree produced by VerilogParser#variable_concatenation.
ctx
the parse tree
returns
the visitor result
abstract def visitVariable_concatenation_value(ctx: Variable_concatenation_valueContext): T
Visit a parse tree produced by VerilogParser#variable_concatenation_value.
Visit a parse tree produced by VerilogParser#variable_concatenation_value.
ctx
the parse tree
returns
the visitor result
abstract def visitVariable_identifier(ctx: Variable_identifierContext): T
Visit a parse tree produced by VerilogParser#variable_identifier.
Visit a parse tree produced by VerilogParser#variable_identifier.
ctx
the parse tree
returns
the visitor result
abstract def visitVariable_lvalue(ctx: Variable_lvalueContext): T
Visit a parse tree produced by VerilogParser#variable_lvalue.
Visit a parse tree produced by VerilogParser#variable_lvalue.
ctx
the parse tree
returns
the visitor result
abstract def visitVariable_type(ctx: Variable_typeContext): T
Visit a parse tree produced by VerilogParser#variable_type.
Visit a parse tree produced by VerilogParser#variable_type.
ctx
the parse tree
returns
the visitor result
abstract def visitWait_statement(ctx: Wait_statementContext): T
Visit a parse tree produced by VerilogParser#wait_statement.
Visit a parse tree produced by VerilogParser#wait_statement.
ctx
the parse tree
returns
the visitor result
abstract def visitWidth_constant_expression(ctx: Width_constant_expressionContext): T
Visit a parse tree produced by VerilogParser#width_constant_expression.
Visit a parse tree produced by VerilogParser#width_constant_expression.
ctx
the parse tree
returns
the visitor result

Concrete Value Members

final def !=(arg0: Any): Boolean
Definition Classes
AnyRef → Any
final def ##: Int
Definition Classes
AnyRef → Any
final def ==(arg0: Any): Boolean
Definition Classes
AnyRef → Any
final def asInstanceOf[T0]: T0
Definition Classes
Any
def clone(): AnyRef
Attributes
protected[lang]
Definition Classes
AnyRef
Annotations
@throws(classOf[java.lang.CloneNotSupportedException]) @IntrinsicCandidate() @native()
final def eq(arg0: AnyRef): Boolean
Definition Classes
AnyRef
def equals(arg0: AnyRef): Boolean
Definition Classes
AnyRef → Any
final def getClass(): Class[_ <: AnyRef]
Definition Classes
AnyRef → Any
Annotations
@IntrinsicCandidate() @native()
def hashCode(): Int
Definition Classes
AnyRef → Any
Annotations
@IntrinsicCandidate() @native()
final def isInstanceOf[T0]: Boolean
Definition Classes
Any
final def ne(arg0: AnyRef): Boolean
Definition Classes
AnyRef
final def notify(): Unit
Definition Classes
AnyRef
Annotations
@IntrinsicCandidate() @native()
final def notifyAll(): Unit
Definition Classes
AnyRef
Annotations
@IntrinsicCandidate() @native()
final def synchronized[T0](arg0: => T0): T0
Definition Classes
AnyRef
def toString(): String
Definition Classes
AnyRef → Any
final def wait(arg0: Long, arg1: Int): Unit
Definition Classes
AnyRef
Annotations
@throws(classOf[java.lang.InterruptedException])
final def wait(arg0: Long): Unit
Definition Classes
AnyRef
Annotations
@throws(classOf[java.lang.InterruptedException]) @native()
final def wait(): Unit
Definition Classes
AnyRef
Annotations
@throws(classOf[java.lang.InterruptedException])

Deprecated Value Members

def finalize(): Unit
Attributes
protected[lang]
Definition Classes
AnyRef
Annotations
@throws(classOf[java.lang.Throwable]) @Deprecated
Deprecated
(Since version 9)

Packages

VerilogParserVisitor

trait VerilogParserVisitor[T] extends ParseTreeVisitor[T]

Abstract Value Members

Concrete Value Members

Deprecated Value Members

Inherited from ParseTreeVisitor[T]

Inherited from AnyRef

Inherited from Any

Ungrouped

Packages

VerilogParserVisitor

trait VerilogParserVisitor[T] extends ParseTreeVisitor[T]

Abstract Value Members

Concrete Value Members

Deprecated Value Members

Inherited from ParseTreeVisitor[T]

Inherited from AnyRef

Inherited from Any

Ungrouped

VerilogParserVisitor